File to simulate: default HDL (from hdl.v file) DigitalJS Online

⏱

Setup I/O

Loading, please wait...

Simulator

.sv (SystemVerilog, Yosys native) .v (Verilog, Yosys native) .vh (Verilog hex file) .lua (Lua script)

Drop your files here or click for a file dialog

Additional SystemVerilog files:

Optimize in Yosys

Simplify diagram

Lint source code using Verilator

Layout engine

Simulation engine

FSM transform (experimental)

Merge more logic into FSM

scale

range

–